

An Ultra-Low-Power and High Sensibility of the Smart CMOS (Si and 4H-SiC) Temperature Sensor in 130 nm Technology

M. Hebali^{1,2,*}, B. Ibari¹, M. Bennaoum¹, M. Berka¹, M. El-A. Beyour¹, A. Maachou¹

¹ Department of Electrotechnical, University Mustapha STAMBOULI Mascara, 29000 Mascara, Algeria

² Laboratory: CaSiCCe, ENP Oran-MA, 31000 Oran, Algeria

(Received 05 October 2023; revised manuscript received 20 December 2023; published online 27 December 2023)

One of the many applications of CMOS technology is the design the temperature sensors. In this paper, the electrical performance of smart CMOS (Si and 4H-SiC) temperature sensor in 130 nm technology has been studied using OrCAD PSpice software. The proposed CMOS circuit is developed to provide the first smart temperature sensor based on two different semiconductor technologies (Si and 4H-SiC) integrated on the same chip. These technologies are activated separately according to the temperature range (Low and High). The study of this smart sensor have shown that they operate under a low voltage less than 0.8 V and ultra-low power of order nW. In addition, it is characterized by high sensitivity and good linearity across a temperature range from -120 °C to 500 °C. It is expected that the use of Si and 4H-SiC technologies for both temperature ranges (low and high) respectively will increase the life of this sensor.

Keywords: Si, 4H-SiC, Temperature, Smart Sensor, CMOS.

DOI: [10.21272/jnep.15\(6\).06011](https://doi.org/10.21272/jnep.15(6).06011)

PACS numbers: 85.30.Tv, 85.35. – p

1. INTRODUCTION

Naturally, all semiconductors physical parameters are related to temperature change. That's why all designs and feasibility studies of semiconductor devices have to take into account normal working temperature range [1]. For this, temperature sensors play an important role in many measurement and in different fields of electrical engineering [2]. With the fast evolution of science and technology, the need of high performance, High and fast processing, low power consumption and small chip. Furthermore, high accuracy is required for the temperature sensors [3]. For this, the smart temperature sensor was invented in recent years [4]. So that it is considered an integrated system that consists of a temperature sensor, processor and interface electronics [5]. The linearity, sensitivity, temperature range and low power consumption are among the most important characteristics of the sensor [2].

The MOS transistors in Silicon technology have been shown to be more optimal for CMOS circuit design due to the improved subthreshold slope and the reduced leakage current compared to bulk CMOS [6]. In addition, many semiconductors have been proposed to replace Si technology, among these materials Silicon Carbide (SiC) (3C-SiC, 4H-SiC and 6H-SiC), this is due to their distinctive properties such as wide bandgap, high saturation velocity of electrons and high thermal conductivity [7].

In this paper, we will study the electrical behavior of smart CMOS(Si and 4H-SiC) temperature sensor in 130 nm technology. Based on the MOSFETs transistors in Si and 4H-SiC technologies by BSIM3v3 Model [6-7], we propose a new smart temperature sensor design integrated these technologies in a one-chip. Then we simulate this smart sensor with a supply voltage of 0.8 V and in the temperature range -120 to 500 °C.

2. SMART CMOS TEMPERATURE SENSOR DESCRIPTION

A block diagram of the proposed smart CMOS(Si and 4H-SiC) temperature sensor is shown in Fig. 1. Each block is a sub-circuit of overall circuit of sensor. Current source sub-circuit (transistors M1 to M5 in Fig. 2) is a self-biasing circuit which generates a current independent of bias voltage. Two temperature variation sub-circuits, these sub-circuits consist of three pairs of transistors (transistors M6 to M14 and transistors M15 to M23 for the Si and 4H-SiC technologies respectively) operating in sub-threshold region and connected in series as shown in Fig. 2. They are directly biased with current mirror formed by PMOSi transistors. In this circuit, output voltage is proportional to temperature change if MOSi and MOS(4H-SiC) transistors drain current I_D varies exponentially with gate-source voltage V_{GS} (Eq. 3). Calibration sub-circuit is two NMOSi transistors (M_{Cal1} and M_{Cal2}) point used to calibrate temperature sensor from a reference voltage (voltage calibration V_{Cal}).

Control sub-circuit is a programmable logic circuit which allows one of two temperature variation sub-circuits to be activated by the switches (ϕ and $\bar{\phi}$) of Fig. 1, transistors MOSFETs MSw(Si) and MSw(4H-SiC) of Fig. 2), because these switches are connected between the temperature variation sub-circuits and the current source sub-circuit and the calibration sub-circuit.

The circuit operation can be understood from the block diagram of Fig. 1 and the simulation circuit of Fig. 2. When the temperature is below 140 °C (low temperature range), the output of the control sub-circuit is set to a logic "1 0" which turns the switch (ϕ) on for the temperature variation subcircuit in Si technology. When the temperature becomes over 140 °C (high temperature range), the output of the control sub-circuit is switched and turns on the second switch ($\bar{\phi}$) of the temperature

* mourad.hebali@univ-mascara.dz

variation sub-circuit in 4H-SiC technology.

The drain current in sub-threshold region of a MOSFET is given by Eq. 1 [8]:

$$I_D = KI_0 \exp\left(\frac{V_{GS}-V_{Th}}{nV_T}\right) \cdot \left(1 - \exp\left(\frac{-V_{DS}}{V_T}\right)\right), \quad (1)$$

where:

$$I_0 = \mu_{eff} \sqrt{\frac{q\epsilon_{Si}N_{ch}}{2\Phi_S}} V_T^2 = \mu_{eff} C_{Ox}(\eta - 1)V_T^2, \quad (2)$$

V_T – Is thermal voltage, K – Is geometric channel report, η – Is sub-threshold coefficient.

When V_{DS} is very low, the drain current I_D becomes almost independent of V_{DS} and given by:

$$I_D = KI_0 \exp\left(\frac{V_{GS}-V_{Th}}{nV_T}\right). \quad (3)$$




Fig. 2 – Smart CMOS (Si and 4H-SiC) temperature sensor simulation circuit

3. RESULTS AND DISCUSSIONS

The evolution of the output current I_{Out} of our smart sensor as a function of temperature in the two ranges (Low and High) is illustrated in Fig. 3. This figure shows that our smart sensor is characterized by a very low output current in the case of selecting the sub-circuit in 4H-SiC semiconductor (High temperature range) compared to selecting the sub-circuit in Silicon technology (Low temperature range). This can be attributed to the lower carrier concentration n , lower carrier mobility μ and lower saturation velocity v_{sat} of the 4H-SiC semiconductor material compared to the Si technology.

Fig. 4. shows smart CMOS (Si and 4H-SiC) temperature sensor's output voltage simulation results as a function of temperature for both operating modes. As shown, sensor's output voltage V_{Out} is a linear

The output voltage V_{Out} of this smart CMOS (Si and 4H-SiC) temperature sensor can be expressed as:

$$V_{Out} = \begin{cases} \left(\frac{\eta_{Si}K_B}{q} \ln(6)\right)T + \Delta V_{Th(Si)} & T < 140^\circ C \\ \left(\frac{\eta_{4H-SiC}K_B}{q} \ln(6)\right)T + \Delta V_{Th(4H-SiC)} & T > 140^\circ C \end{cases} \quad (4)$$




Fig. 1 – Block diagram of the proposed smart CMOS (Si and 4H-SiC) temperature sensor

function of temperature in different temperature ranges (Low and High) as expected from Eq. (4). The results obtained clearly show that the smart CMOS (Si and 4H-SiC) temperature sensor in 130nm technology works correctly according to the circuit operation proposed in this study.

The evolution of the output voltage V_{Out} as a function of the temperature in Fig. 4 shows that this study achieves the good linearity of the smart CMOS (Si and 4H-SiC) temperature sensor in the both temperature ranges. The slope of this smart sensor is dependent on the threshold coefficient (η) in both temperature ranges (low and high) which distinguishes each type of semiconductor.

This makes this smart sensor characterized by high sensitivity despite the high temperature, due to the transition from temperature variation sub-circuit in Si to temperature variation sub-circuit in 4H-SiC, which

correspond to the two temperature ranges low and high respectively as shown in Table 1.




Fig. 3 – I_{out} of smart CMOS (Si and 4H-SiC) temperature sensor




Fig. 4 – V_{out} of smart CMOS (Si and 4H-SiC) temperature sensor

The different properties illustrated in Table 1 show that the smart sensor is characterized by an ultra-low power due to the circuit of this smart sensor operates in sub-threshold region and that the transistors of this sensor proved their worth in the low power [6-7]. The transition between the two temperature variation sub-

circuits according to the temperature allows for an increase in the life of this smart sensor. The results show that the smart CMOS (Si and 4H-SiC) sensor in 130 nm technology is characterized by high electrical performance in a large temperature range.

Table 1 – Properties of the smart CMOS (Si and 4H-SiC) temperature sensor.

| Mode switches Parameters | $\phi = 1$ and $\bar{\phi} = 0$ | $\phi = 0$ and $\bar{\phi} = 1$ |
|--------------------------|---------------------------------|---------------------------------|
| Material | Si | 4H-SiC |
| Sensitivity (mV/°C) | 0.31919 | 0.3619 |
| Consumption (nW) | 39.1552 (at 120 °C) | 0.1 (at 500 °C) |
| Ranges (I and II) °C | - 120 – 150 | 150 – 500 |
| Range (°C) | - 120 – 500 | |
| Bias voltage (V) | 0.8 | |
| CMOS Technology (nm) | 130 | |

According to these results, the smart sensor is characterized by an ultra-low power in both temperature ranges. This can be attributed to the most important electronic properties of Si and 4H-SiC semiconductor materials, and 130 nm technology.

4. CONCLUSION

In this work, we investigated the integration of two semiconductors technologies (Si and 4H-SiC) in a CMOS smart temperature sensor. By studying a new smart CMOS (Si and 4H-SiC) temperature sensor in 130 nm technology under PSpice BSIM3v3. Output voltage was found to change linearly with temperature. When powered with supply voltage 0.8 V, the smart temperature sensor has low power consumption. It has also been demonstrated that this smart sensor can be used in two temperature ranges with two different semiconductors technologies.

REFERENCES

1. M. Hebali, D. Berbara, M. Benzohra, D. Chalabi, A. Saïdane, M. Bennaoum, *Sensor Lett.* **15** No 4, 328 (2017).
2. R.A. Bianchi, F. Vinci Dos Santos, J.M. Karam, B. Courtois, F. Pressecq, S. Siffiet, *Microelectron. J.* **29** No 9, 627 (1998).
3. P. Chen, M.-C. Shie, Z.-Y. Zheng, Z.-F. Zheng, C.-Y. Chu, *IEEE Trans. Circuits Systems—I: Regular Papers* **54** No 12, 2661 (2007).
4. C.-C. Chen, Z.-Y. Guo, *30th Euroensors Conference, EUROSENSORS 2016, Procedia Engineering*, **168**, 1755 (2016).
5. K.A.A. Makinwa, *Procedia Engineering* **5**, 930 (2010).
6. M. Hebali, M. Bennaoum, M. Benzohra, D. Chalabi, A. Saïdane, *J. Nano-Electron. Phys.* **11** No 4, 04021 (2019).
7. M. Hebali, D. Berbara, M. Benzohra, D. Chalabi, A. Saïdane, A.B. Bey, *Journal of Engineering Science and Technology Review (JESTR)* **10** No 5, 195 (2017).
8. Y.-S. Lin, D. Sylvester, D. Blaauw, *IEEE Custom Integrated Circuits Conference (CICC)*, 507 (2008).

Інтелектуальний CMOS (Si та 4H-SiC) датчик температури за технологією 130 нм з наднизькою потужністю і високою чутливістю

M. Hebali^{1,2}, B. Ibari¹, M. Bennaoum¹, M. Berka¹, M. El-A. Beyour¹, A. Maachou¹

¹ Department of Electrotechnical, University Mustapha STAMBOULI Mascara, 29000 Mascara, Algeria

² Laboratory: CaSiCCe, ENP Oran-MA, 31000 Oran, Algeria

Одним із багатьох застосувань технології CMOS є розробка датчиків температури. У цій статті електричні характеристики смарт-датчика температури CMOS (Si та 4H-SiC) за технологією 130 нм досліджувалися за допомогою програмного забезпечення OrCAD PSpice. Запропонована схема CMOS розроблена для створення першого інтелектуального датчика температури на основі двох різних напівпровідникових технологій (Si та 4H-SiC), інтегрованих в одну мікросхему. Ці технології

активуються окремо відповідно до діапазону температур (Низький і Високий). Дослідження цього інтелектуального датчика показало, що вони працюють при низькій напрузі менше 0,8 В і наднизькій потужності порядку нВт. Крім того, він характеризується високою чутливістю та хорошою лінійністю в діапазоні температур від -120 °С до 500 °С. Очікується, що використання технологій Si та 4H-SiC для обох діапазонів температур (низького та високого) відповідно збільшить термін служби датчика.

Ключові слова: Si, 4H-SiC, Температура, Смарт-датчик, CMOS.