Implementation of a Linearly Graded Binary Metal Gate Work Function VTFET with Air Pocket

K. Kalai Selvi^{1,*}, K.S. Dhanalakshmi²

¹ Government College of Engineering, Tirunelveli, Tamil Nadu, India ² Kalasalingam Academy of Research and Education, Virudhunagar, Tamil Nadu, India

(Received 20 September 2022; revised manuscript received 20 December 2022; published online 27 December 2022)

In the present paper, the linearly graded work function (LG-W) characteristics are explored by using binary metal alloy $a_{\sigma}b_{1-\sigma}$ gate electrode composition in a high-k gate stack with a dielectric pocket in vertically aligned TFET (VTFET). The VTFET device is constructed using a binary metal alloy gate electrode with a linearly graded work function and an air pocket. The proposed structure performance metrics are evaluated and compared to the state-of-the-art. The integration of LG-W with gate-stack VTFET along with air pocket, namely SG-LG-VTFET with air pocket, reveals performance improvement via metrics such as device ON-current (I_{ON}), subthreshold swing (SS), transconductance (g_m) as well as transconductance generation efficiency (TGE). SG-LG-VTFET with air pocket generates SS of 13.92 mV/dec. Further, the device exhibits a higher I_{ON} ($3.6\cdot10^{-5}$ A/µm) with an I_{ON}/I_{OFF} ratio of 10^{12} . Due to the inclusion of the LG-W and air pocket, a narrow band-bending is observed, thus resulting in higher tunneling and steeper SS. A high-k stacked dielectric material enhances the capacitive coupling. The performance of the device is compared with the VTFET device in the absence of a dielectric pocket. The dielectric pocket increases the electric field, which is a desirable phenomenon for increasing the ON-current. For future applications, the scaling in SS is further possible that can increase the electron tunneling rate.

Keywords: Tunnel FET, Linearly-graded structure, Subthreshold swing (SS), Vertical TFET, Transconductance generation efficiency.

DOI: 10.21272/jnep.14(6).06014

PACS number: 85.30.Tv

1. INTRODUCTION

Tunnel field effect transistors (TFETs) have achieved a subthreshold swing (SS) value below the Boltzmann limit (i.e., 60 mV/dec), which is not achievable in conventional MOSFETs [1-3]. The transistor has shown potential in low-power VLSI applications due to its smaller I_{OFF} value [4]. The gate stacking and high-kgate oxide usage with SiO₂ with less EOT is a key metric to attain an improvement in the leakage and SS of short channel TFETs [5]. The semi-ideal switching metrics are attained via gate stacking TFETs. On contrary, in the miniaturization era, TFETs cannot be scaled down as in the nanometer region, the drain affects the device channel and consequently the gate control upon the channel gets lost [6]. Vertical TFETs (VTFETs) are preferred to replace TFETs because vertically developed topologies reduce TFETS scaling constraints [7]. Besides such scaling restrictions, a low value of ION is a drawback of TFETs due to reduced carrier tunneling [8]. Thus, to acquire a higher IoN and steeper SS, different modified structures are utilized via the introduction of heterojunction engineering over the source-channel interface or by using work function engineering [9-11]. In order to enhance the TFET performance, both double and multi-gate methods are grown to another level, where instead of independent metals with a single work function, a binary metal alloy $a_{\sigma}b_{1-\sigma}$ with linearly graded work functions are considered to be gate electrodes [12]. For designing linearly graded work functions, a molar fraction ' σ ' in a binary metal is changed from source to drain that metal 'A' shows a 100 % effect upon the source side, which reduces continuously via shifting towards the drain side. On the other hand, metal 'B' shows a 100 % effect upon the drain side that continuously reduces towards the source side. A linear change in the work function value reveals symmetric potential spread upon channel and performance enhancement with reduced short channel impacts [12]. The ZnCdSSe nanowire is effectively constructed by employing a continuous change in the molar fraction of constituted metals. With SS < 25 mV/dec, few advanced structures are designed that can meet the criteria of steepest SS with an improvement in performance with regards to linearly graded gate electrode art.

In the present work, an impact of a binary metal $a_{\sigma}b_{1-\sigma}$ (with σ as a continuous mole fraction change in metal A) is implemented over a VTFET device supplemented with a dielectric pocket in the channel region. The designed structure shows an improvement in performance at 13.92 mV/dec SS and $3.6 \cdot 10^{-5}$ A/µm I_{ON} , which is a novelty of the present work without any impact on the device OFF-current. Thus, it is preferred for advancing-powered circuits with an upgraded level of transistor switching. In addition, both oxides SiO₂ and HfO₂ and hafnium/zirconium alloy films are developed via phase vapor deposition (PVD) as well as chemical vapor deposition (CVD) process [13].

2. DEVICE GEOMETRY AND DESIGN SPECIFICATIONS

The improvement in device performance to acquire optimized results is done in terms of designing and simulating two VTFET structures.

2077-6772/2022/14(6)06014(6)

^{*} kalaiselvi20142@gmail.com

2.1 Gate Stacked Linearly Graded Metal Work Function VTFET with No Pocket (GS-LGW-VTFET No Pocket)

A gate stacked linearly graded work function SG-VTFET with dual gate electrodes (M1, M2) with 3 nm high-k gate oxides (HfO₂) inside the stack at 0.5 nm SiO₂ is constructed. The entire device is framed upon bulk silicon with the source on the downside and the drain on the upside.



Fig. 1 – Gate stacked linearly graded binary metal electrode $a_\sigma b_{1-\sigma}$ device (GS-LGW-VTFET with air pocket) device schematics

2.2 Gate Stacked Linearly Graded Work Function Metal Electrode VTFET and Air Pocket (GS-LGW-VTFET with Air Pocket)

The device structure is implemented using a binary metal gate alloy $(a_{\sigma}b_{1-\sigma})$ electrode linearly graded work function with a dielectric pocket. It is a gate stacked linearly graded work function VTFET (SG-LGW-VTFET with air pocket) such that it varies unceasingly and linearly with ' σ ' (mole division) metric of combined metals (A and B). This can be given as follows [14]:

$$\varphi(\sigma) = \sigma\varphi_B + (1 - \sigma)\varphi_A + \sigma \left[\frac{(\varphi_B - \varphi_A)(\rho_B - \rho_A)}{\sigma\rho_B + (1 - \sigma)\rho_B}\right], (1)$$

where φ_A and φ_B are the work functions of metals A and B, while ρ_A and ρ_B are the densities of state found for metals A and B. With the unity value of the electronic specific heat ratio, the metric $\varphi(\sigma)$ of a metal alloy is further evaluated as [14]:

$$\varphi(\sigma) = \sigma \varphi_B + (1 - \sigma) \varphi_A.$$
⁽²⁾

From (2), a composite metal alloy's work function linearly varies with the work function of A and B. The dual alloy work function linearly differs from low and high work functions. Metal alloys have shown better chemical and thermal stability using hafnium oxide. Work function variation in the range from 4.10 to 4.50 is implemented here. The work function is modulated from 4.10 to 4.50 via linear variation with mole division ' σ '. The binary compound metal alloys $(a_{\sigma}b_{1-\sigma})$ work function is linearly modulated at tunneling interface fully enforced and influenced via *a*, whereas '*b*' has 100 % impact upon channel-drain interface as illustrated in Fig. 1. A number of researchers have already implemented a linearly graded work function in FETs. In addition, a dielectric pocket is incorporated into the device structure for better tunneling, higher ON current and transconductance.

 $\label{eq:constraint} \begin{tabular}{ll} \textbf{Table 1} &- \end{tabular} Device design values and material specifications for simulation \end{tabular}$

Variables	Specifications	
Gate length (Lch)/channel	50 nm/1 \times 10^{16} cm $^{-3}$	
doping	(p-type)	
Source region (La)/concentration	50 nm/5 \times 10^{20} cm $^{-3}$	
Source region (LS)/concentration	(p-type)	
Durin mation (I_{-}) /concentration	28 nm/1 \times 10^{18} cm $^{-3}$	
Drain region (LD)/concentration	(<i>n</i> -type)	
HfO_2	3 nm	
${ m SiO}_2$ width	0.5 nm	
Work function at 'A' to 'B' point	4.10 to 4.50 eV	
Width of channel	20 nm	
Pocket length	5 nm	
Pocket width	2 nm	



Fig. 2 – Calibration of the simulated device corresponding to the reported data available in [14]

Table 1 lists the device specification. To investigate and compare various performance metrics, the architecture is implemented and simulated using Silvaco 2D atlas device simulator [15]. Fig. 2 shows the comparison of the simulated device with the published model [14], where the $Si_{0.55}Ge_{0.45}$ pocket is used. The calibration is performed keeping the same physical and analytical models used in the reported results [14]. The calibrated I_D vs. V_{GS} results are plotted in Fig 2, which shows an improvement in drain current. The simulation is computed with different models, namely the non-local band to band (BTBT) model, Fermi architecture. Shockley-Read-Hall (SRH), concentrationdependent mobility architecture, bandgap narrowing topology, and CVT [16, 17]. For CVT, the transverse

field, doping and temperature-dependent mobility part are revealed through three components integrated via Matthiessen's rule [18]. The metrics are μ_{AC} (surface mobility lowered via scattering of acoustic phonons), μ_{sr} (surface roughness metric) and μ_b (mobility lowered via scattering with optical inter-valley phonons). The final equation will be:

$$\mu_T^{-1} = \mu_{AC}^{-1} + \mu_b^{-1} + \mu_{sr} \,. \tag{3}$$

3. RESULTS AND DISCUSSION

The linearly graded and dielectric pocket impact upon the I_D - V_{GS} characteristic is compared with linearly graded work function VTFET structure, so that individual impact can be justified upon various performance metrics. Additionally, a variation in the valence and conduction bands, recombination level, electron and hole BTBT values, device electric field, transconductance g_m , as well as transconductance generation efficiency (TGE) of two structures (GS-LGW-VTFET no pocket and GS-LGW-VTFET with air pocket) are plotted and compared. The changes in the energy band diagram of two devices (GS-LGW-VTFET no pocket and GS-LGW-VTFET with air pocket) are illustrated in Fig. 3. It is noticeable from Fig. 3 that the tunneling region becomes narrower in the proposed GS-LGW-VTFET with air pocket device in comparison to the GS-LGW-VTFET no pocket device. This is because the air pocket causes more slope in band bending. Therefore, it creates a sudden tunneling regime in comparison to a gradual decrease in the tunneling region of the GS-LGW-VTFET no pocket.



Fig. 3 – Energy band diagram variations of two structures (GS-LGW-VTFET with air pocket and GS-LGW-VTFET no pocket) in the ON-state ($V_{GS} = V_{DS} = 1$ V)

The *I*_D-*V*_{GS} characteristics of the device structures GS-LGW-VTFET no pocket and GS-LGW-VTFET with air pocket are compared. Fig. 4 compares the drive current of GS-LGW-VTFET no pocket and GS-LGW-VTFET with air pocket. It is visible from Fig. 4 that the *I*_{ON} current improves by 1 order. Also, GS-LGW-VTFET with air pocket shows a 13.92 mV/decade SS which is an improvement over GS-LGW-VTFET no pocket, having 18.75 mV/decade. The SS value and drive current improve with the combination of air pocket and binary metal work function, as observed in Fig. 5.



Fig. 4 – Comparison of $I_{D}\text{-}V_{GS}$ characteristics of GS-LGW-VTFET with air pocket and GS-LGW-VTFET no pocket at $V_{DS}=1~\mathrm{V}$

The introduction of the air pocket improves the SS parameter by 25 %, while IoN improves by 1 order. An improvement in SS, as well as IoN, is observed as the air pocket raises the band-bending slope in addition to the narrowing of the bands. Thus, electron tunneling occurs over the source-channel interface which reduces abruptly beyond the interface to acquire a symmetric distribution in the surface potential. Therefore, GS-LGW-VTFET with air pocket implemented as a transistor shows the best performance with no effect on the *I*OFF. For a better performance comparison, the metrics such as threshold voltage and SS of the proposed and simulated devices are summarized in a tabular form in Table 2. The threshold voltage (V_{th}) of TFETs is given by the minimum gate voltage such that the barrier width at the source channel intersection is too narrow such that electrons from the source valence band to the channel conduction band initiate tunneling. Also, it can be described as "an applied gate voltage over that narrowing of energy barriers saturates" [19]. The present work shows that the threshold voltage is computed as a gate voltage such that the output current becomes 10^{-7} A/µm.

In Fig. 4, by incorporating an air pocket along with linearly graded binary metal alloy, the device imparts a superior performance. Now it is noteworthy to illustrate that the *IoFF* stays similar for all the designed structures. The threshold voltages are 0.47 V and 0.67 V for GS-LGW-VTFET with air pocket and GS-LGW-VTFET no pocket, respectively. The electron distribution in a vertically upward direction that is from down to up is illustrated in Fig. 5. The electron concentration for LG-VFET is found higher in Fig. 5 in comparison to GS-LGW-VTFET with air pocket from device source to channel. They reached a smaller peak in the channel vicinity (70 nm) because of the presence of an air pocket in the device. Table 2 compares the simulated parameters for two structures.

The band-to-band tunneling value changes for two devices (GS-LGW-VTFET with air pocket and GS-LGW-VTFET no pocket) located in the vertical direction are observed in Fig. 6. It is seen from Fig. 6a narrow electron tunneling for GS-LGW-VTFET with air pocket device and it is because of higher bending in energy bands that results in a higher tunneling rate. A narrow tunneling region reveals an accompanying slope

in bending energy bands. It causes a steeper SS. Fig. 6b reveals that the hole tunneling is very similar for two designed devices, thus hole tunneling effect is very similar in the determination of device performance metrics. Since the electron concentration increases due to the presence of an air pocket, the electric field is shown in Fig. 7.

$$\frac{1}{SS} = \frac{\Delta \log_{10} I_{DS}}{\Delta V_{GS}} = \frac{1}{\log(10)} \frac{\partial \log(I_{DS})}{\partial V_{GS}} = \frac{1}{\log(10)} \frac{1}{I_{DS}} \frac{\partial I_{DS}}{\partial V_{GS}},$$
(4)
$$\frac{1}{SS} = \frac{1}{\log(10)} \frac{1}{I_{DS}} g_m,$$
(5)

$$\frac{g_m}{I_{DS}} = \frac{\log(10)}{SS} \,. \tag{6}$$

 ${\bf Table} \ {\bf 2}-{\rm Comparison} \ {\rm of} \ {\rm two} \ {\rm VTFET} \ {\rm structures}$

Device	GS-LGW-VTFET with air pocket	GS-LGW-VTFET no pocket
Threshold voltage (V)	0.47	0.67
SS (mv/dec)	13.92	18.75
OFF-current (A)	$9.33 imes 10^{-18}$	$9.13 imes 10^{-18}$
ON-current c(A)	3.62×10^{-5}	3.61×10^{-6}
ION/IOFF	3.8777×10^{12}	3.95062×10^{11}



Fig. 5 – Charge carrier concentration distribution for electrons at $V_{DS} = 1$ V



J. NANO- ELECTRON. PHYS. 14, 06014 (2022)



Fig. 6 – BTBT: (a) electron tunneling, (b) hole tunneling rate variation of two structures (SG-VTFET and LG-VTFET) at $V_{DS} = 1$ V



Fig. 7 – Electric field of two structures at $V_{DS} = 1$ V





Fig. 8 – Improvement of (a) transconductance and (b) transconductance generation efficiency (TGE) at $V_{DS} = 1$ V

The dependence on SS is obvious from equations (4)-(6). Since GS-LGW-VTFET with air pocket has the lowest SS among the two topologies, it gives the highest transconductance and transconductance generation efficiency TGE = gm/ids, as illustrated in Fig. 8. It is

REFERENCES

- U.E. Avci, D.H. Morris, I.A. Young, *IEEE J. Electron Dev.* Soc. 3 No 3, 88 (2015).
- Wadhwa Girish, Jeetendra Singh, Balwinder Raj, *Silicon* 13, 1839 (2021).
- K.K. Selvi, K.S. Dhanalakshmi, K. Kanagarajan, J. Nano-Electron. Phys. 14 No 1, 01008 (2022).
- X. Duan, J. Zhang, S. Wang, Y. Li, S. Xu, Y. Hao, *IEEE Trans. Electron Dev.* 65 No 3, 12239 (2018).
- P. Chaturvedi, M.J. Kumar, Jpn. J. Appl. Phys. 53 No 7, 1 (2014).
- B. Ullmann, T. Grasser, *Elektrotech. Inftech.* 134 No 7, 349 (2017).
- Z. Jiang, Y. Zhuang, C. Li, P. Wang, Y. Liu, J. Semicond. 37 No 9, 094003 (2016).
- S. Verhulst, W.G. Vandenberghe, K. Maex, S.D. Gendt, M.M Heyns, G Groeseneken, *IEEE Electron Device Lett.* 29, 1398 (2008).
- R. Li, Y. Lu, S.D. Chae, G. Zhou, Q. Liu, C.Chen, M. Shahriar Rahman, T. Vasen, Q. Zhang, P. Fay, T. Kosel, *phys. status solidi c* 9 No 2, 389 (2012).

further clear from Fig. 8b that at a lower bias of 0.2 V, the (TGE) is very high for GS-LGW-VTFET with air pocket. Thus, the simulated structure is suitable for low-power memory designs.

4. CONCLUSIONS

The present work explores the linearly graded dual metal electrode $(a_{\sigma}b_{1-\sigma})$ with air pocket over a linearly graded dual metal electrode in the absence of a pocket while structuring vertical TFETs. The optimum performance of the linearly graded work function with air pocket is compared with the linearly graded work function with no pocket, the simulated outcomes are compared and analyzed. The LG-VTFET with air pocket structure led to performance improvement by offering 13.92 mV/dec SS. The proposed structure sharps the incline of band twisting giving lower SS and higher transconductance. An improvement order of '1' is observed in I_{ON} and transconductance. Thus, the linearly graded proposed device has a good improvement in the transconductance value compared to SG-VTFET. Enhanced transconductance generation efficiency over reduced bias and better SS of LG-VTFET reflects the device's suitability for applications involving low-power circuits.

- Wadhwa Girish, Balwinder Raj, Superlattice. Microst. 142, 106512 (2020).
- P. Vimala, T.A. Samuel, D. Nirmal, A.K. Panda, *Solid State Electron. Lett.* 1 No 2, 64 (2019).
- S. Deb, N.B. Singh, N. Islam, S.K Sarkar, *IEEE Trans* Nanotechnol, 11 No 3, 472 (2011).
- Z. Xiao, K. Kisslinger, S. Chance, S. Banks, *Crystals* 10 No 2, 136 (2020).
- 14. G. Wadhwa, J. Singh, Appl. Phys. A 26, 877 (2020).
- 15. TCAD Silvaco, Atlas, Version 5.15.32.R. (2009).
- K.H Kao, A.S. Verhulst, R. Rooyackers, B. Douhard, J. Delmotte, H. Bender, O. Richard, W. Vandervorst, E. Simoen, A. Hikavyy, R. Loo, *J. Appl. Phys.* **116** No 21, 214506 (2014).
- 17. A. Schenk, Solid State Electron. 35 No 11, 1585 (1992).
- M.J. Chen, W.H. Lee, Y.H. Huang, *IEEE Trans. Electron.* Dev. 60 No 2, 753 (2013).
- K. Boucart, A.M. Ionescu, *IEEE 37th European Solid State* Device Research Conference (ESSDERC 2007) (2007).

Реалізація VTFET із лінійно градуйованою роботою виходу бінарного металевого затвору з повітряною кишенею

K. Kalai Selvi¹, K.S. Dhanalakshmi²

¹ Government College of Engineering, Tirunelveli, Tamil Nadu, India
 ² Kalasalingam Academy of Research and Education, Virudhunagar, Tamil Nadu, India

У статті досліджено лінійно градуйовані характеристики роботи виходу (LG-W) за допомогою композиції затворного електрода із бінарного металевого сплаву $a_{\sigma}b_{1-\sigma}$ у стеку high-k затворів із діелектричною кишенею у вертикально орієнтованому FET (VTFET). Пристрій VTFET побудовано з використанням затворного електрода з бінарного металевого сплаву з лінійно градуйованою роботою виходу та повітряною кишенею. Пропоновані показники ефективності конструкції оцінюються та порівнюються з сучасними аналогами. Інтеграція LG-W з VTFET із стеком затворів разом із повітряною кишенею (SG- LG-VTFET із повітряною кишенею) показує покращення продуктивності за допомогою таких показників, як струм увімкнення пристрою (I_{ON}), підпорогове коливання (SS), міжелектродна провідність (g_m), а також ефективність генерації міжелектродної провідності (TGE). SG-LG-VTFET з повітряною кишенею генерує SS, рівний 13,92 мВ/дек. Крім того пристрій демонструє вищий I_{ON} (3,6·10⁻⁵ А/мкм) із співвідношенням $I_{ON}I_{OFF}$, що складає 10¹². Завдяки включенню LG-W і повітряної кишені спостерігається вузький вигин смуги, що призводить до більш високого тунелювання та крутішого SS. Багатошаровий high-k діелектричний матеріал підсилює ємнісний зв'язок. Продуктивність пристрою порівнюється з продуктивністю пристрою VTFET за відсутності діелектричної кишені. Діелектрична кишеня збільшує електричне поле, що є бажаним явищем для збільшення струму I_{ON} . Для майбутніх застосувань можливе масштабування SS, що може збільшити швидкість тунелювання електронів.

Ключові слова: Тунельний польовий транзистор (FET), Лінійно-градуйована структура, Підпорогове коливання (SS), Вертикальний ТFET, Ефективність генерації міжелектродної провідності.